I read many papers that talks about bottle neck in Van-Neuman architecture. There is a lot of talk about in or near memory computing. Any chip makers looking at it? I know GSI technology released their Gemini-I chip last quarter. Benchmarks and initial studies validates the chip. https://www.gsitechnology.com/APU Anyone else doing the similar work? #semiconductor #in-memoryCompute #AIchips
Tech Industry
3h
316
Tomorrow is Monday and I feel
Tech Industry
2h
2098
BREAKING: Internal sources confirm another round of layoffs just hit emails at Tesla. For real.
Tech Industry
7h
877
Question about women in their 30’s?
Tech Industry
20h
1809
Why doesn't OpenAI offshore and reduce expense by 80%
Software Engineering Career
13h
2507
L4 Google -> 45 interviews, 5 offers, AMA
The problem is, it is hard to make large memory with fast processing. One tries to optimize for high capacitance while the other low capacitance. Doing both means both don't do well. The best approach would be decentralized tightly coupled memory. Keeping processing unit simple and memory small (KB) and near by (SRAM), then massive replication. This is not new and is how the TCM on arm works. The problem is you cannot make memory too big or decoding time and transfer time slow down. this is the reason you don't see Intel or AMD with GB of memory do this on PC.
What do you think about GSI API? They have filled many patents on APU https://patents.justia.com/assignee/gsi-technology-inc Benchmarks seems to promising for similarity search with applications in drug discovery, facial recognition and retail industry.